A novel double edge-triggered pulse-clocked TSPC D flip-flop for high-performance and low-power VLSI design applications.

Bill Pontikakis, Mohamed Nekili

Browse the full ISCAS paper archive.