An area efficient design methodology for SEU tolerant digital circuits.

Sohan Purohit, David Harrington, Martin Margala

Browse the full ISCAS paper archive.