Skip to content

Speed Optimization of Edge-Triggered Nine-Transistor D-Flip-Flops for Gigahertz Single-Phase Clocks.

Qiuting Huang

VenueCISCAS
Year1993
ProceedingsISCAS

Browse the full ISCAS paper archive.