A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing.

Shaolei Quan, Qiang Qiang, Chin-Long Wey

Browse the full ISCAS paper archive.