Design and optimization of multi-bit front-end stage and scaled back-end stages of pipelined ADCs.

Patrick J. Quinn, Arthur H. M. van Roermund

Browse the full ISCAS paper archive.