A leakage estimation and reduction technique for scaled CMOS logic circuits considering gate-leakage.

Hafijur Rahman, Chaitali Chakrabarti

Browse the full ISCAS paper archive.