Skip to content

A flexible multiplication unit for an FPGA logic block.

Kamal Rajagopalan, Peter R. Sutton

VenueCISCAS
Year2001
ProceedingsISCAS (4)

Browse the full ISCAS paper archive.