A study of floating-point architectures for pipelined RISC processors.

J. A. P. Reyes, Louis P. Alarcn, L. Alarilla Jr.

Browse the full ISCAS paper archive.