Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISCAS
/
Paper
Design of low-jitter 1-GHz phase-locked loops for digital clock generation.
Woogeun Rhee
Venue
C
ISCAS
Year
1999
Proceedings
ISCAS (2)
DBLP record
conf/iscas/Rhee99 ↗
Browse the full
ISCAS paper archive
.