A Resource-Saving Energy-Efficient Reconfigurable Hardware Accelerator for BERT-based Deep Neural Network Language Models using FFT Multiplication.

Rodrigue Rizk, Dominick Rizk, Frederic Rizk, Ashok Kumar, Magdy A. Bayoumi

Browse the full ISCAS paper archive.