Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology.

Rgis Roubadia, Sami Ajram, Guy Cathbras

Browse the full ISCAS paper archive.