Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability.

Shairfe Muhammad Salahuddin, Hailong Jiao, Volkan Kursun

Browse the full ISCAS paper archive.