A 1/8-rate clock and data recovery architecture for high-speed communication systems.

Pedram Sameni, Shahriar Mirabbasi

Browse the full ISCAS paper archive.