A Multi-Bit PFD Architecture for ADPLLs with Built-In Jitter Self-Calibration.

Franz Marcus Schffny, Sebastian Hppner, Alexander Oefelein, Christian Mayr

Browse the full ISCAS paper archive.