Skip to content

Automated design of a 10-bit, 80MSPS WLAN DAC for linearity and low-area.

A. Seedher, Preetam Tadeparthy, K. A. S. Satheesh, V. T. Anuroop

VenueCISCAS
Year2005
ProceedingsISCAS (6)

Browse the full ISCAS paper archive.