Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking.

Robert M. Senger, Eric D. Marsman, Gordy A. Carichner, Sundus Kubba, Michael S. McCorquodale, Richard B. Brown

Browse the full ISCAS paper archive.