A 1.25-Gb/s digitally-controlled dual-loop clock and data recovery circuit with enhanced phase resolution.

Chang-Kyung Seong, Seung-Woo Lee, Woo-Young Choi

Browse the full ISCAS paper archive.