Hybrid Multi-tile Vector Systolic Architecture for Accelerating Convolution on FPGAs.

Jay Shah, Nanditha Rao

Browse the full ISCAS paper archive.