Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain.

S. M. Yasser Sherazi, Peter Nilsson, Omer Can Akgun, Henrik Sjland, Joachim Neves Rodrigues

Browse the full ISCAS paper archive.