A power supply noise cancellation scheme for a 2.24-GHz 6-bit current-steering DAC.

Kei Shiraishi, Daisuke Kurose, Masanori Furuta, Tetsuro Itakura

Browse the full ISCAS paper archive.