Design methodology of multistage time-domain logic speculation circuits.

Yinan Sun, Yongpan Liu, Xiaohan Wang, Hongliang Xu, Huazhong Yang

Browse the full ISCAS paper archive.