A digitally skew correctable multi-phase clock generator using a master-slave DLL.

Atsushi Suzuki, Shoji Kawahito, Daisuke Miyazaki, Masanori Furuta

Browse the full ISCAS paper archive.