A high-voltage DC bias architecture implementation in a 17 Gbps low-power common-cathode VCSEL driver in 80 nm CMOS.

Lszl Szilgyi, Guido Belfiore, Ronny Henker, Frank Ellinger

Browse the full ISCAS paper archive.