Techniques to improve linearity of CMOS sample-and-hold circuits for achieving 100 dB performance at 80 MSps.

Preetam Tadeparthy, M. Das

Browse the full ISCAS paper archive.