A 2.5 Gbit/s CMOS PLL for data/clock recovery without frequency divider.

Yonghui Tang, Randall L. Geiger

Browse the full ISCAS paper archive.