An efficient probabilistic method for logic circuits using real delay gate model.

George Theodoridis, S. Theoharis, Dimitrios Soudris, Thanos Stouraitis, Constantinos E. Goutis

Browse the full ISCAS paper archive.