Double-via insertion enhanced X-architecture clock routing for reliability.

Chia-Chun Tsai, Chung-Chieh Kuo, Lin-Jeng Gu, Trong-Yen Lee

Browse the full ISCAS paper archive.