A Timing Model for VLSI CMOS Circuits Verification and Optimization.

Lus Felipe Uebel, Sergio Bampi

Browse the full ISCAS paper archive.