VLSI decoding architecture with improved convergence speed and reduced decoding latency for irregular LDPC codes in WiMAX.

Yeong-Luh Ueng, Chung-Jay Yang, Zong-Cheng Wu, Chen-Eng Wu, Yu-Lun Wang

Browse the full ISCAS paper archive.