A low-power fractional decimator architecture for an IF-sampling dual-mode receiver.

Riku Uusikartano, Jarmo Takala

Browse the full ISCAS paper archive.