Generalized Delay Optimization of Resistive Interconnections through an Extension of Logical Effort.

Kumar Venkat

Browse the full ISCAS paper archive.