A multi-gigabit CMOS data recovery circuit using an analog parallel sampling technique.

Kasin Vichienchom, Mark Clements, Wentai Liu

Browse the full ISCAS paper archive.