Delay modeling of CMOS/CPL logic circuits.

Yuanzhong Wan, Maitham Shams

Browse the full ISCAS paper archive.