Skip to content

A 10-bit 150MS/s SAR ADC with parallel segmented DAC in 65nm CMOS.

Xiaoyang Wang, Qiang Li

VenueCISCAS
Year2014
ProceedingsISCAS

Browse the full ISCAS paper archive.