A hybrid SDC/SDF architecture for area and power minimization of floating-point FFT computations.

Mingyu Wang, Zhaolin Li

Browse the full ISCAS paper archive.