A single-ended disturb-free 5T loadless SRAM with leakage sensor and read delay compensation using 40 nm CMOS process.

Chua-Chin Wang, Chiang-Hsiang Liao, Sih-Yu Chen

Browse the full ISCAS paper archive.