A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS.

Bindi Wang, Yao-Hong Liu, Pieter Harpe, Johan H. C. van den Heuvel, Bo Liu, Hao Gao, Robert Bogdan Staszewski

Browse the full ISCAS paper archive.