A new architecture of RRNS error-correcting QC encoder/decoder and its FPGA implementation.

Wei Wang, M. N. S. Swamy, M. Omair Ahmad

Browse the full ISCAS paper archive.