Low hardware complexity parallel turbo decoder architecture.

Zhongfeng Wang, Yiyan Tang, Yuke Wang

Browse the full ISCAS paper archive.