Parallel interleaver architecture with new scheduling scheme for high throughput configurable turbo decoder.

Guohui Wang, Aida Vosoughi, Hao Shen, Joseph R. Cavallaro, Yuanbin Guo

Browse the full ISCAS paper archive.