Skip to content

An Efficient Fully-Pipelined Hardware Architecture for Optimized Sparse Polynomial Multiplication in CRYSTALS-Dilithium.

Zhengwei Wang, Bei Wang, Zeren Zhu, Chenghua Wang, Yijun Cui, Weiqiang Liu

VenueCISCAS
Year2026
ProceedingsISCAS

Browse the full ISCAS paper archive.