A 3-6GHz 5-to-512 Multiplier Adaptive Fast-Locking Self-Biased PLL in 28nm CMOS.

Binghui Wang, Haigang Yang, Yiping Jia

Browse the full ISCAS paper archive.