Scalable counter architecture for a pre-loadable 1 GHz@0.6 um/5V pre-scaler in TSPC.

Andreas Wassatsch, Dirk Timmermann

Browse the full ISCAS paper archive.