Instruction-based high-efficient synchronization in a many-core Network-on-Chip processor.

Zhenqi Wei, Peilin Liu, Zhencheng Zeng, Jiangwei Xu, Rendong Ying

Browse the full ISCAS paper archive.