An output tracking delay-recycled clock skew-compensation and/or duty-cycle-correction circuit.

Shih-Nung Wei, Yi-Ming Wang, Jyun-Hua Peng

Browse the full ISCAS paper archive.