A power efficient register file architecture using master latch sharing.

Marek Wrblewski, Matthias Mller, Andreas Wortmann, Sven Simon, Wilhelm Pieper, Josef A. Nossek

Browse the full ISCAS paper archive.