Automated transistor sizing algorithm for minimizing spurious switching activities in CMOS circuits.

Artur Wrblewski, Christian V. Schimpfle, Josef A. Nossek

Browse the full ISCAS paper archive.