Skip to content

Low-power CMOS PLL for clock generator.

Wen-Chi Wu, Chih-Chien Huang, Chih-Hsiung Chang, Nai-Heng Tseng

VenueCISCAS
Year2003
ProceedingsISCAS (1)

Browse the full ISCAS paper archive.