A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transform.

Bing-Fei Wu, Chung-Fu Lin

Browse the full ISCAS paper archive.