A 0-400MHz DDFS Based on the Multi-Level CORDIC Pipeline for Radar Applications in 65-nm CMOS Process.

Jiang Wu, Yiqing Wang, Buwen Liu, Guixiang Jin, Weifeng Sun, Zhongyuan Fang

Browse the full ISCAS paper archive.